

# MIPS Instruction Set Architecture (ISA)

Lecture 1

August 21<sup>st</sup>, 2017

Jae W. Lee ([jaewlee@snu.ac.kr](mailto:jaewlee@snu.ac.kr))

Computer Science and Engineering  
Seoul National University

Download this lecture slides at <https://goo.gl/rJPMQU>

*Slide credits: [CS:APP3e] slides from CMU; [COD5e] slides from Elsevier Inc.*

# Overview

Reference: [COD5e] Ch. 2

- **What is Instruction Set Architecture (ISA)?**
- **Operations of Computer Hardware**
- **Operands of Computer Hardware**
- **Logical Operations**
- **Instructions for Making Decisions**
- **Communicating with People (Handling Characters)**

# Instruction Set Architecture\*



\* Some slides are provided by Prof. Jinsoo Kim (SKKU)

# ISA Analogy – Interface vs. Implementation

## ■ Separation of interface from implementation

- Example: printf() function call in C

```
// In your code helloworld.c:  
#include <stdio.h>  
  
int main() { printf ("Hello World!\n"); }
```


```
// In /usr/include/stdio.h:  
// This file defines the interface of printf()  
extern int printf (_const char * __restrict __format, ...);
```

```
// In ../glibc/stdio-common/printf.c:  
// This file contains the actual implementation of printf()  
int __printf (const char *format, ...)  
{ ... }
```


# ISA Analogy – Interface vs. Implementation

## ■ What if we apply the same idea to CPU?

- Separating interface (for users) from implementation (for designers)
- Interface -> **architecture** / implementation -> **microarchitecture**




Architecture



Implementation

# ISA Analogy – Interface vs. Implementation

- There may be many microarchitectures implementing the same architecture.
  - Possibly from multiple vendors



Architecture

Implementation

# ISA Analogy – Interface vs. Implementation

## ■ Examples: Architecture or Implementation?

- Number of software-visible general-purpose registers
- Width of memory bus
- Binary representation of the instruction: `sub r4,r2,#27`
- Number of cycles to execute floating-point (FP) instruction
- How condition code bits are set on a move instruction
- Size of the instruction cache
- Type of floating-point format

# ISA Analogy – Interface vs. Implementation

## ■ Intel64 ISA book

- <http://www.intel.com/content/www/us/en/processors/architectures-software-developer-manuals.html>

## ■ ARMv8 ISA book (registration required)

- <http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.set.architecture/index.html>

# Architecture

“the attributes of a system as seen by the programmer, i.e.,  
the conceptual structure and functional behavior, as  
distinct from the organization of the data flow and controls,  
the logical design, and the physical implementation”

-- *Amdahl, Blaauw, and Brooks, Architecture of the IBM System/360,  
IBM Journal of Research and Development, April 1964.*

- The visible interface between software and hardware
- What the user (OS, compiler, ...) needs to know to reason about how the machine behaves
- Abstracted from the details of how it may accomplish its task

# Architecture

## ■ Computer “Architecture” defines

- Instructions
  - Instruction set
  - Operand types
  - Data types (integers, FPs, ...)
  - Memory addressing modes, ...
- Registers and other state
- The interrupt/exception model
- Memory management and protection
- Virtual and physical address layout
- I/O model
- ...

# Levels of Program Code

## ■ High-level language

- Level of abstraction closer to problem domain
- Provides for productivity and portability

## ■ Assembly language

- Textual representation of instructions

## ■ Hardware representation

- Binary digits (bits)
- Encoded instructions and data

High-level  
language  
program  
(in C)


```
swap(int v[], int k)
{int temp;
 temp = v[k];
 v[k] = v[k+1];
 v[k+1] = temp;
}
```

Assembly  
language  
program  
(for MIPS)

```
swap:
 muli $2, $5,4
 add $2, $4,$2
 lw $15, 0($2)
 lw $16, 4($2)
 sw $16, 0($2)
 sw $15, 4($2)
 jr $31
```

Binary machine  
language  
program  
(for MIPS)


```
0000000010100001000000000000110000
00000000000001100000011000000100000
1000110001100010000000000000000000000
100011001111001000000000000000001000
10101100111100100000000000000000000000
101011000110001000000000000000001000
0000001111100000000000000000001000
```



# Operations of Computer Hardware

# Instruction Set

- The repertoire of instructions of a computer
- Different computers have different instruction sets
  - But with many aspects in common
- Early computers had very simple instruction sets
  - Simplified implementation
- Many modern computers also have simple instruction sets
  - So-called “RISC”  
(Reduced Instruction Set Computer)
  - e.g., MIPS, ARM, PowerPC, etc.



# The MIPS Instruction Set

- Used as the example throughout the course
- Stanford MIPS commercialized by MIPS Technologies ([www.mips.com](http://www.mips.com))
- Large share of embedded core market
  - Applications in consumer electronics, network/storage equipment, cameras, printers, ...
  - Almost 100 million MIPS processors manufactured in 2002
  - Used by NEC, Nintendo, Cisco, Silicon Graphics, Sony, ...
- Typical of many modern ISAs
  - See MIPS Reference Data tear-out card (“green card”)

# The MIPS ISA: MIPS Green Card

## MIPS Reference Data

CORE INSTRUCTION SET		OPCODE	ARITHMETIC CORE INSTRUCTION SET		OPCODE	OPCODES, BASE CONVERSION, ASCII SYMBOLS		IEEE 754 FLOATING-POINT STANDARD	
NAME, MNEMONIC	MAT	FOR-/FUNCT	FOR-	OPERATION (in Verilog)	/ FMT / FT	/ FUNCT	(1) sll	(-1) <sup>S</sup> × (1 + Fraction) × 2 <sup>(Exponent - Bias)</sup>	(4) IEEE 754 Symbols
Branch On FP True	bclt	FI	iif(FPcond)PC=PC+4+BranchAddr	(4)	11/8/1/-		(1) add.f	0	Exponent
Branch On FP False	bcif	FI	iif(!FPcond)PC=PC+4+BranchAddr	(4)	11/8/0/-		(2) sub.f	0	Fraction
Divide	div	FI	R = Lo[R[rs]]/R[R[rt]]; Hi=R[R[rs]]%R[R[rt]]	(4)	0/-/-/1a		(3) mul.f	0	Object
Divide Unsigned	divu	FI	R = Lo[R[rs]]/R[R[rt]]; Hi=R[R[rs]]%R[R[rt]]	(6)	0/-/-/1b		(4) div.f	0	±0
FP Add Single	add.s	FR	F[fld] = F[fs] + F[fr]	(1)	11/10/-/0		(5) beq	0	±#0
FP Add	add.d	FR	{F[fld], F[fld+1]} = {F[fs], F[fs+1]} + {F[fr], F[fr+1]}	(1)	11/10/-/0		(6) bne	0	± Denorm.
FP Compare Single	c.xs*	FR	FPcond = (F[fs] op F[fr]) ? 1 : 0	(1)	11/10/-/y		(7) jal	0	IEEE Single Precision and Double Precision Formats:
Double	c.ad*	FR	FPcond = ((F[fs], F[fs+1]) op {F[fld], F[fld+1]}) ? 1 : 0	(1)	11/10/-/y		(8) jalr	0	IEEE 754 Floating-Point Standard
FP Compare	c.ad*	FR	FPcond = ((F[fs], F[fs+1]) op {F[fld], F[fld+1]}) ? 1 : 0	(1)	11/10/-/y		(9) movz	0	
Double	c.ad*	FR	{F[fld], F[fld+1]} = {F[fs], F[fs+1]} * {F[fr], F[fr+1]}	(1)	11/10/-/y		(10) negf	0	
And	and	R	R[rd] = R[rs] & R[rt]	(1)	0/24hex		(11) addi	0	
And Immediate	andi	I	R[rd] = R[rs] & ZeroExtImm	(3)	c_hex		(12) addiu	0	
Branch On Equal	beq	I	iif(R[rs] == R[rt])	(4)	4_hex		(13) srl	0	
			PC=PC+4+BranchAddr	(4)			(14) mulx	0	
Branch On Not Equal	bne	I	iif(R[rs] != R[rt])	(4)	5_hex		(15) divx	0	
Jump	j	J	PC=JumpAddr	(5)	2_hex		(16) beq	0	
Jump And Link	jal	J	R[31]=PC+8; PC=JumpAddr	(5)	3_hex		(17) blez	0	
Jump Register	jr	R	PC=R[rs]	(1)	0/08hex		(18) bgtz	0	
Load Byte Unsigned	lbu	I	R[rd] = 24'b0.M[R[rs]] + SignExtImm(7:0);	(2)	24_hex		(19) sync	0	
Load Halfword Unsigned	lhu	I	R[rd] = 16'b0.M[R[rs]] + SignExtImm(15:0);	(2)	25_hex		(20) mfhi	0	
Load Linked	ll	I	R[rd] = M[R[rs]]+SignExtImm;	(2,7)	30_hex		(21) mthi	0	
Load Upper Imm.	lui	I	R[rd] = {imm, 16'b0}		f_hex		(22) mflo	0	
Load Word	lw	I	R[rd] = M[R[rs]]+SignExtImm;	(2)	23_hex		(23) mtlo	0	
Nor	nor	R	R[rd] = ~ (R[rs]   R[rt])	(0)	0/27hex		(24) lw	0	
Or	or	R	R[rd] = R[rs]   R[rt]	(0)	0/25hex		(25) sw	0	
Or Immediate	ori	I	R[rd] = R[rs]   ZeroExtImm	(3)	d_hex		(26) sb	0	
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(1)	0/24hex		(27) sbtu	0	
Set Less Than Imm.	slti	I	R[rd] = (R[rs] < SignExtImm)? 1 : 0 (2)	a_hex			(28) lbu	0	
Set Less Than Imm.	sltiu	I	R[rd] = (R[rs] < SignExtImm)? 1 : 0 (2,6)	b_hex			(29) lhu	0	
Set Less Than Unsigned	sltiu	I	R[rd] = (R[rs] < SignExtImm)? 1 : 0 (2,6)	b_hex			(30) lw	0	
Shift Left Logical	sll	R	R[rd] = R[rt] >> sham	(0)	0/00hex		(31) sw	0	
Shift Right Logical	srl	R	R[rd] = R[rt] >> sham	(0)	0/02hex		(32) sbtu	0	
Store Byte	sb	I	M[R[rs]]+SignExtImm(7:0) = R[rt];	(2)	28_hex		(33) swtu	0	
Store Conditional	sc	I	M[R[rs]]+SignExtImm() = R[rt]; R[rt] = (atomic)? 1 : 0 (2,7)	38_hex			(34) lbu	0	
Store Halfword	sh	I	M[R[rs]]+SignExtImm(15:0) = R[rt];	(2)	29_hex		(35) lhu	0	
Store Word	sw	I	M[R[rs]]+SignExtImm() = R[rt];	(2)	2b_hex		(36) lw	0	
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	0/22hex		(37) sw	0	
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]	(0)	0/23hex		(38) sbtu	0	
<b>REGISTER NAME, NUMBER, USE, CALL CONVENTION</b>									
NAME NUMBER USE PRESERVED ACROSS A CALL?									
(1) May cause overflow exception (2) SignExtImm = {16 immediate[15]}, immediate (3) ZeroExtImm = {16 16'b0}, immediate (4) BranchAddr = {14 immediate[15]}, immediate, 2'b0 (5) JumpAddr = {PC+4 31:28}, address, 2'b0 (6) Operands considered unsigned numbers (vs. 2's comp.) (7) Atomic test&set pair; R[rt]=1 if pair atomic, 0 if not atomic									
<b>BASIC INSTRUCTION FORMATS</b>									
R	opcode	rs	rt	rd	shamt	funct			
I	opcode	rs	rt			immediate			
J	opcode					address			

# Arithmetic Operations

## ■ Add and subtract, three operands

- Two sources and one destination

```
add a, b, c  # a gets b + c
```

## ■ All arithmetic operations have this form

## ■ *Design Principle 1: Simplicity favors regularity*

- Regularity makes implementation simpler
- Simplicity enables higher performance at lower cost

# Arithmetic Example

- C code:

```
f = (g + h) - (i + j);
```

- Compiled MIPS code (assembly):

```
add t0, g, h      # temp t0 = g + h
add t1, i, j      # temp t1 = i + j
sub f, t0, t1     # f = t0 - t1
```

# Operands of Computer Hardware

# Register Operands

- Arithmetic instructions use register operands
- MIPS has a  $32 \times 32$ -bit register file
  - Use for frequently accessed data
  - Numbered 0 to 31
  - 32-bit data called a “word”
- Assembler names
  - \$t0, \$t1, ..., \$t9 for temporary values
  - \$s0, \$s1, ..., \$s7 for saved variables
- *Design Principle 2: Smaller is faster*
  - c.f. main memory: millions of locations

# Register Operand Example

- C code:

**f = (g + h) - (i + j);**

- Assume f, g, h, i, j are stored in \$s0, \$s1, \$s2, \$s3, \$s4

- Compiled MIPS code:

# Register Operands: MIPS Registers

- 32 general-purpose registers

#	Name	Usage
0	\$zero	The constant value 0
1	\$at	Assembler temporary
2	\$v0	Values for results and expression evaluation
3	\$v1	
4	\$a0	Arguments
5	\$a1	
6	\$a2	
7	\$a3	
8	\$t0	Temporaries (Caller-save registers)
9	\$t1	
10	\$t2	
11	\$t3	
12	\$t4	
13	\$t5	
14	\$t6	
15	\$t7	

#	Name	Usage
16	\$s0	Saved temporaries (Callee-save registers)
17	\$s1	
18	\$s2	
19	\$s3	
20	\$s4	
21	\$s5	
22	\$s6	
23	\$s7	
24	\$t8	More temporaries (Caller-save registers)
25	\$t9	
26	\$k0	Reserved for OS kernel
27	\$k1	
28	\$gp	Global pointer
29	\$sp	Stack pointer
30	\$fp	Frame pointer
31	\$ra	Return address

# Memory Operands

## ■ Main memory used for composite data

- Arrays, structures, dynamic data

## ■ To apply arithmetic operations

- Load values from memory into register
- Store result from register to memory

## ■ Memory is byte addressed

- Each address identifies an 8-bit byte

## ■ Words are aligned in memory

- Address must be a multiple of 4

## ■ MIPS is Big Endian

- Most-significant byte at least address of a word
- c.f. Little Endian: least-significant byte at least address

Byte Addr	Word Addr
0	32 bits of data
4	32 bits of data
8	32 bits of data
12	32 bits of data
...	

# Memory Operand Example 1

## ■ C code:

**g = h + A[8];**

- g in \$s1, h in \$s2, base address of A in \$s3

## ■ Compiled MIPS code:

- 4 bytes per word
- Index 8 requires offset of 32

```
lw    $t0, 32($s3)      # load word  
add $s1, $s2, $t0
```

offset

base register

# Memory Operand Example 2

## ■ C code:

```
A[12] = h + A[4];
```

- h in \$s2, base address of A in \$s3

## ■ Compiled MIPS code:

- Index 4 requires offset of 16  
(Again, 4 bytes per word)

```
lw    $t0,    ($s3)      # load word
add  $t0, $s2, $t0
sw    $t0,    ($s3)      # store word
```

# Registers vs. Memory

- Registers are faster to access than memory
- Operating on memory data requires loads and stores
  - More instructions to be executed
- Compiler must use registers for variables as much as possible
  - Only spill to memory for less frequently used variables
  - Register optimization is important!

# Immediate Operands

- Constant data specified in an instruction

addi \$s3, \$s3, 4

- No subtract immediate instruction

- Just use a negative constant

addi \$s2, \$s1, -1

- *Design Principle 3: Make the common case fast*

- Small constants are common
  - Immediate operand avoids a load instruction

# The Constant Zero


- MIPS register 0 (\$zero) is the constant 0
  - Cannot be overwritten (i.e., read-only)
- Useful for common operations
  - E.g., move between registers  
`add $t2, $s1, $zero`

# MIPS-32 ISA

## ■ Instruction Categories

- Computational
- Load/Store
- Jump and Branch
- Floating Point
  - coprocessor
- Memory Management
- Special

## Registers



## ■ 3 Instruction Formats: **all 32 bits wide**

<b>op</b>	<b>rs</b>	<b>rt</b>	<b>rd</b>	<b>sa</b>	<b>funct</b>	<b>R format</b>
<b>op</b>	<b>rs</b>	<b>rt</b>		<b>immediate</b>		<b>I format</b>
<b>op</b>			<b>jump target</b>			<b>J format</b>

# Logical Operations

# Logical Operations

## ■ Instructions for bitwise manipulation

Operation	C	Java	MIPS
Shift left	<<	<<	sll
Shift right	>>	>>	srl
Bitwise AND	&	&	and, andi
Bitwise OR			or, ori
Bitwise NOT	~	~	nor

Useful for extracting and inserting groups of bits in a word

# Shift Operations


op	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

- **shamt: how many positions to shift**
- **Shift left logical**
  - Shift left and fill with 0 bits
  - $sll$  by  $i$  bits multiplies by  $2^i$
- **Shift right logical**
  - Shift right and fill with 0 bits
  - $srl$  by  $i$  bits divides by  $2^i$  (unsigned only)
  - cf.  $sra$ : shift right arithmetic

# AND Operations

- Useful to mask bits in a word
  - Select some bits, clear others to 0


and \$t0, \$t1, \$t2



# OR Operations

- Useful to include bits in a word
  - Set some bits to 1, leave others unchanged

or \$t0, \$t1, \$t2



# NOT Operations

- Useful to invert bits in a word
  - Change 0 to 1, and 1 to 0
- MIPS has NOR 3-operand instruction
  - $a \text{ NOR } b == \text{NOT} (a \text{ OR } b)$

Register 0:  
always read as zero

nor \$t0, \$t1, \$zero

\$t1    0000 0000 0000 0000 0011 1100 0000 0000

\$t0    1111 1111 1111 1111 1100 0011 1111 1111

# Instructions for Making Decisions

# Conditional Operations

- Branch to a labeled instruction if a condition is true
  - Otherwise, continue sequentially
- **beq rs, rt, L1**
  - if ( $rs == rt$ ) branch to instruction labeled L1;
- **bne rs, rt, L1**
  - if ( $rs != rt$ ) branch to instruction labeled L1;
- **j L1**
  - unconditional jump to instruction labeled L1


# Compiling If Statements

- C code:

```
if (i==j) f = g+h;  
else f = g-h;
```

- f, g, ... in \$s0, \$s1, ...

- Compiled MIPS code:



Assembler calculates addresses

# Compiling Loop Statements

- C code:

```
while (save[i] == k) i += 1;
```

- i in \$s3, k in \$s5, address of save in \$s6


- Compiled MIPS code:

```
Loop: sll    $t1, $s3, 2
      add   $t1, $t1, $s6
      lw     $t0, 0($t1)
      bne   $t0, $s5, Exit
      addi  $s3, $s3, 1
      j     Loop
```

```
Exit: ...
```

# Basic Blocks

- A basic block is a sequence of instructions with
  - No embedded branches (except at end)
  - No branch targets (except at beginning)
- A compiler identifies basic blocks for optimization
- An advanced processor can accelerate execution of basic blocks



# More Conditional Operations

- Set result to 1 if a condition is true
  - Otherwise, set to 0

- **slt rd, rs, rt**

- if ( $rs < rt$ )  $rd = 1$ ; else  $rd = 0$ ;

- **slti rt, rs, constant**

- if ( $rs < \text{constant}$ )  $rt = 1$ ; else  $rt = 0$ ;

- Use in combination with beq, bne

```
slt $t0, $s1, $s2    # if ($s1 < $s2)
bne $t0, $zero, L    # branch to L
```

# Branch Instruction Design

- Why not `blt`, `bge`, etc?
- Hardware for  $<$ ,  $\geq$ , ... slower than  $=$ ,  $\neq$ 
  - Combining with branch involves more work per instruction, requiring a slower clock
  - All instructions penalized!
- `beq` and `bne` are the common case
- This is a good design compromise

# Signed vs. Unsigned

- Signed comparison: `slt, slti`
- Unsigned comparison: `sltu, sltuui`
- Example

`$s0 = 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111`

`$s1 = 0000 0000 0000 0000 0000 0000 0000 0000 0001`

- `slt $t0, $s0, $s1 # signed`
  - $-1 < +1 \Rightarrow \$t0 = 1$
- `sltu $t0, $s0, $s1 # unsigned`
  - $+4,294,967,295 > +1 \Rightarrow \$t0 = 0$

# Communicating with People (Handling Characters)

# Character Data

## ■ Byte-encoded character sets

- ASCII: 128 characters
  - 95 graphic, 33 control
- Latin-1: 256 characters
  - ASCII, +96 more graphic characters

## ■ Unicode: 32-bit character set

- Used in Java, C++ wide characters, ...
- Most of the world's alphabets, plus symbols
- UTF-8, UTF-16: variable-length encodings

# Byte/Halfword Operations

- Could use bitwise operations
- MIPS byte/halfword load/store
  - String processing is a common case

**lb rt, offset(rs)**

- Sign extend to 32 bits in rt

**lh rt, offset(rs)**

**lbu rt, offset(rs)**

- Zero extend to 32 bits in rt

**lhu rt, offset(rs)**

**sb rt, offset(rs)**

- Store just rightmost byte/halfword

**sh rt, offset(rs)**

# String Copy Example

## ■ C code (naïve):

- Null-terminated string

```
void strcpy (char x[], char y[])
{ int i;
  i = 0;
  while ((x[i]=y[i]) != '\0')
    i += 1;
}
```

- Addresses of x, y in \$a0, \$a1
- i in \$s0

# String Copy Example

## ■ MIPS code:

```
strcpy:  
    addi $sp, $sp, -4      # adjust stack for 1 item  
    sw   $s0, 0($sp)       # save $s0  
    add  $s0, $zero, $zero # i = 0  
L1: add  $t1, $s0, $a1      # addr of y[i] in $t1  
    lbu $t2, 0($t1)        # $t2 = y[i]  
    add  $t3, $s0, $a0      # addr of x[i] in $t3  
    sb   $t2, 0($t3)        # x[i] = y[i]  
    beq $t2, $zero, L2      # exit loop if y[i] == 0  
    addi $s0, $s0, 1        # i = i + 1  
    j    L1                  # next iteration of loop  
L2: lw   $s0, 0($sp)       # restore saved $s0  
    addi $sp, $sp, 4        # pop 1 item from stack  
    jr  $ra                  # and return
```

# Summary

- **Now you understand the language of CPU: instructions**
  - Arithmetic and logical
  - Memory access (loads and stores)
  - Making decisions (branches)
  - Byte/halfword operations
- **Next time we will learn how to implement CPU that can execute these instructions!**